Verified Commit 0498d003 authored by Paul-Louis Harraud's avatar Paul-Louis Harraud 🖕🏻
Browse files

initial commit

parents
## Projet 1A - mur d'escalade connecté
### Contenu
- `cnc` contient le tracé FreeCAD & .dxf pour la découpe de l'emplacement du connecteur dans le mur a la CNC
- `connecteur_mural` contient la PCB du connecteur circulaire
- `led` contient les PCB de test des LEDs
- `libs` contient les empruntes, composants & models persos
- `prise_smd` contient la pcb des prises en SOIC8
- `prise_tht` contient la pcb des prises en DIP8
- `prise_v1_OBSOLETE` contient la premiere pcb
- `shield_isp` contient le shield de programmation des ATTiny
\ No newline at end of file
0
SECTION
2
HEADER
9
$ACADVER
1
AC1009
9
$INSBASE
10
0.0
20
0.0
30
0.0
9
$EXTMIN
10
0.0
20
0.0
30
0.0
9
$EXTMAX
10
0.0
20
0.0
30
0.0
0
ENDSEC
0
SECTION
2
TABLES
0
TABLE
2
VPORT
70
0
0
ENDTAB
0
TABLE
2
LTYPE
70
1
0
LTYPE
2
CONTINUOUS
70
0
3
Solid line
72
65
73
0
40
0.0
0
ENDTAB
0
TABLE
2
LAYER
70
1
0
LAYER
2
0
70
64
62
7
6
continuous
0
ENDTAB
0
TABLE
2
STYLE
70
1
0
STYLE
2
STANDARD
70
0
40
0
41
1.0
50
0.0
71
0
42
1
3
ARIAL.TTF
4
0
ENDTAB
0
TABLE
2
VIEW
70
0
0
ENDTAB
0
ENDSEC
0
SECTION
2
BLOCKS
0
BLOCK
8
0
2
SKETCH
70
0
10
0.0
20
0.0
30
0.0
3
SKETCH
0
CIRCLE
8
0
62
7
10
0.0
20
0.0
30
0.0
40
6.0
0
CIRCLE
8
0
62
7
10
0.0
20
0.0
30
0.0
40
17.0
0
POLYLINE
8
0
62
7
70
1
66
1
10
0.0
20
0.0
30
0.0
0
VERTEX
8
0
10
8.5
20
10.0
30
0.0
0
VERTEX
8
0
10
18.5
20
10.0
30
0.0
0
VERTEX
8
0
10
18.5
20
-9.999999999999996
30
0.0
0
VERTEX
8
0
10
8.5
20
-9.999999999999996
30
0.0
0
SEQEND
8
0
0
ENDBLK
0
ENDSEC
0
SECTION
2
ENTITIES
0
INSERT
2
SKETCH
8
0
62
7
10
0.0
20
0.0
30
0.0
0
ENDSEC
0
EOF
EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Connector_Conn_01x04_Male
#
DEF Connector_Conn_01x04_Male J 0 40 Y N 1 F N
F0 "J" 0 200 50 H V C CNN
F1 "Connector_Conn_01x04_Male" 0 -300 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
Connector*:*_1x??_*
$ENDFPLIST
DRAW
S 34 -195 0 -205 1 1 6 F
S 34 -95 0 -105 1 1 6 F
S 34 5 0 -5 1 1 6 F
S 34 105 0 95 1 1 6 F
P 2 1 1 6 50 -200 34 -200 N
P 2 1 1 6 50 -100 34 -100 N
P 2 1 1 6 50 0 34 0 N
P 2 1 1 6 50 100 34 100 N
X Pin_1 1 200 100 150 L 50 50 1 1 P
X Pin_2 2 200 0 150 L 50 50 1 1 P
X Pin_3 3 200 -100 150 L 50 50 1 1 P
X Pin_4 4 200 -200 150 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# power_GND
#
DEF power_GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power_GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
#End Library
(kicad_pcb (version 20171130) (host pcbnew 5.1.10)
(general
(thickness 1.6)
(drawings 22)
(tracks 18)
(zones 0)
(modules 1)
(nets 1)
)
(page A4)
(layers
(0 F.Cu signal)
(31 B.Cu signal)
(32 B.Adhes user)
(33 F.Adhes user)
(34 B.Paste user)
(35 F.Paste user)
(36 B.SilkS user)
(37 F.SilkS user)
(38 B.Mask user)
(39 F.Mask user)
(40 Dwgs.User user hide)
(41 Cmts.User user)
(42 Eco1.User user)
(43 Eco2.User user)
(44 Edge.Cuts user)
(45 Margin user)
(46 B.CrtYd user)
(47 F.CrtYd user)
(48 B.Fab user hide)
(49 F.Fab user)
)
(setup
(last_trace_width 0.5)
(user_trace_width 0.5)
(trace_clearance 0.2)
(zone_clearance 0.6)
(zone_45_only yes)
(trace_min 0.2)
(via_size 1.8)
(via_drill 1.2)
(via_min_size 0.4)
(via_min_drill 0.3)
(uvia_size 0.3)
(uvia_drill 0.1)
(uvias_allowed no)
(uvia_min_size 0.2)
(uvia_min_drill 0.1)
(edge_width 0.05)
(segment_width 0.2)
(pcb_text_width 0.3)
(pcb_text_size 1.5 1.5)
(mod_edge_width 0.12)
(mod_text_size 1 1)
(mod_text_width 0.15)
(pad_size 1.7 1.7)
(pad_drill 1)
(pad_to_mask_clearance 0)
(aux_axis_origin 0 0)
(visible_elements FFFFFF7F)
(pcbplotparams
(layerselection 0x01000_ffffffff)
(usegerberextensions false)
(usegerberattributes true)
(usegerberadvancedattributes true)
(creategerberjobfile true)
(excludeedgelayer true)
(linewidth 0.100000)
(plotframeref false)
(viasonmask false)
(mode 1)
(useauxorigin false)
(hpglpennumber 1)
(hpglpenspeed 20)
(hpglpendiameter 15.000000)
(psnegative false)
(psa4output false)
(plotreference true)
(plotvalue true)
(plotinvisibletext false)
(padsonsilk false)
(subtractmaskfromsilk false)
(outputformat 1)
(mirror false)
(drillshape 0)
(scaleselection 1)
(outputdirectory "export/"))
)
(net 0 "")
(net_class Default "This is the default net class."
(clearance 0.2)
(trace_width 0.5)
(via_dia 1.8)
(via_drill 1.2)
(uvia_dia 0.3)
(uvia_drill 0.1)
)
(module pl:PinHeader_1x04_P2.54mm_Vertical_SMD_2 (layer B.Cu) (tedit 60532E78) (tstamp 6053FE96)
(at 150 113.5 270)
(descr "surface-mounted straight pin header, 1x04, 2.54mm pitch, single row, style 2 (pin 1 right)")
(tags "Surface mounted pin header SMD 1x04 2.54mm single row style2 pin1 right")
(path /605390D2)
(attr smd)
(fp_text reference J1 (at 0 6.14 270) (layer B.SilkS)
(effects (font (size 1 1) (thickness 0.15)) (justify mirror))
)
(fp_text value Conn_01x04_Male (at 0 -6.14 270) (layer B.Fab)
(effects (font (size 1 1) (thickness 0.15)) (justify mirror))
)
(fp_line (start 1.27 -5.08) (end -1.27 -5.08) (layer B.Fab) (width 0.1))
(fp_line (start -1.27 5.08) (end 0.32 5.08) (layer B.Fab) (width 0.1))
(fp_line (start 1.27 -5.08) (end 1.27 4.13) (layer B.Fab) (width 0.1))
(fp_line (start 1.27 4.13) (end 0.32 5.08) (layer B.Fab) (width 0.1))
(fp_line (start -1.27 5.08) (end -1.27 -5.08) (layer B.Fab) (width 0.1))
(fp_line (start -1.27 -3.49) (end -2.54 -3.49) (layer B.Fab) (width 0.1))
(fp_line (start -2.54 -3.49) (end -2.54 -4.13) (layer B.Fab) (width 0.1))
(fp_line (start -2.54 -4.13) (end -1.27 -4.13) (layer B.Fab) (width 0.1))
(fp_line (start 1.27 -0.95) (end 2.54 -0.95) (layer B.Fab) (width 0.1))
(fp_line (start 2.54 -0.95) (end 2.54 -1.59) (layer B.Fab) (width 0.1))
(fp_line (start 2.54 -1.59) (end 1.27 -1.59) (layer B.Fab) (width 0.1))
(fp_line (start -1.33 5.14) (end 1.33 5.14) (layer B.SilkS) (width 0.12))
(fp_line (start -1.33 -5.14) (end 1.33 -5.14) (layer B.SilkS) (width 0.12))
(fp_line (start 1.33 3.05) (end 1.33 -0.51) (layer B.SilkS) (width 0.12))
(fp_line (start 1.33 -2.03) (end 1.33 -5.14) (layer B.SilkS) (width 0.12))
(fp_line (start -1.33 5.14) (end -1.33 2.03) (layer B.SilkS) (width 0.12))
(fp_line (start 1.33 5.14) (end 1.33 4.57) (layer B.SilkS) (width 0.12))
(fp_line (start -1.33 -4.57) (end -1.33 -5.14) (layer B.SilkS) (width 0.12))
(fp_line (start -1.33 0.51) (end -1.33 -3.05) (layer B.SilkS) (width 0.12))
(fp_line (start -3.45 5.6) (end -3.45 -5.6) (layer B.CrtYd) (width 0.05))
(fp_line (start -3.45 -5.6) (end 3.45 -5.6) (layer B.CrtYd) (width 0.05))
(fp_line (start 3.45 -5.6) (end 3.45 5.6) (layer B.CrtYd) (width 0.05))
(fp_line (start 3.45 5.6) (end -3.45 5.6) (layer B.CrtYd) (width 0.05))
(fp_text user %R (at 0 0) (layer B.Fab)
(effects (font (size 1 1) (thickness 0.15)) (justify mirror))
)
(pad 3 smd rect (at 1.655 -1.27 270) (size 2.51 1) (layers B.Cu B.Paste B.Mask))
(pad 1 smd rect (at -1.655 3.81 270) (size 2.51 1) (layers B.Cu B.Paste B.Mask))
(pad 4 smd rect (at -1.655 -3.81 270) (size 2.51 1) (layers B.Cu B.Paste B.Mask))
(pad 2 smd rect (at 1.655 1.27 270) (size 2.51 1) (layers B.Cu B.Paste B.Mask))
(model ${KISYS3DMOD}/Connector_PinHeader_2.54mm.3dshapes/PinHeader_1x04_P2.54mm_Vertical_SMD_Pin1Right.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
(gr_text VCC (at 165.1 97.155 -90) (layer B.Cu) (tstamp 609A5E97)
(effects (font (size 1 1) (thickness 0.25)) (justify mirror))
)
(gr_text SCL (at 162.56 97.155 -90) (layer B.Cu) (tstamp 609A5E97)
(effects (font (size 1 1) (thickness 0.25)) (justify mirror))
)
(gr_text SDA (at 160.02 97.155 -90) (layer B.Cu) (tstamp 609A5E9B)
(effects (font (size 1 1) (thickness 0.25)) (justify mirror))
)
(gr_text GND (at 157.48 97.155 -90) (layer B.Cu)
(effects (font (size 1 1) (thickness 0.25)) (justify mirror))
)
(gr_text SDA (at -8.536 3.416 90) (layer F.Cu) (tstamp 609A5E5F)
(effects (font (size 1 1) (thickness 0.2)))
)
(gr_text GND (at -11.076 3.416 90) (layer F.Cu) (tstamp 609A5E5E)
(effects (font (size 1 1) (thickness 0.2)))
)
(gr_text VCC (at -3.456 3.416 90) (layer F.Cu) (tstamp 609A5E5D)
(effects (font (size 1 1) (thickness 0.2)))
)
(gr_text SCL (at -5.996 3.416 90) (layer F.Cu) (tstamp 609A5E5C)
(effects (font (size 1 1) (thickness 0.2)))
)
(gr_line (start 132 118) (end 132 82) (layer Edge.Cuts) (width 0.15) (tstamp 6053FDFD))
(gr_line (start 168 118) (end 132 118) (layer Edge.Cuts) (width 0.15))
(gr_line (start 168 82) (end 168 118) (layer Edge.Cuts) (width 0.15))
(gr_line (start 132 82) (end 168 82) (layer Edge.Cuts) (width 0.15))
(gr_circle (center 151 100) (end 158.62 100) (layer Dwgs.User) (width 1))
(gr_circle (center 149 100) (end 156.62 100) (layer Dwgs.User) (width 1))
(gr_circle (center 150 100) (end 159.525 100) (layer B.Fab) (width 0.15))
(gr_text P43G11-2021 (at 150 88) (layer B.Cu)
(effects (font (size 1.5 1.5) (thickness 0.3)) (justify mirror))
)
(gr_circle (center 150 100) (end 167 100) (layer Edge.Cuts) (width 0.15))
(gr_circle (center 150 100) (end 165.24 100) (layer F.Cu) (width 1.8) (tstamp 604D3292))
(gr_circle (center 150 100) (end 162.7 100) (layer F.Cu) (width 1.8))
(gr_circle (center 150 100) (end 160.16 100) (layer F.Cu) (width 1.8))
(gr_circle (center 150 100) (end 157.62 100) (layer F.Cu) (width 1.8))
(gr_circle (center 150 100) (end 156 100) (layer Edge.Cuts) (width 0.15))
(via (at 160.16 100) (size 1.8) (drill 1.2) (layers F.Cu B.Cu) (net 0))
(via (at 162.7 100) (size 1.8) (drill 1.2) (layers F.Cu B.Cu) (net 0))
(via (at 165.24 100) (size 1.8) (drill 1.2) (layers F.Cu B.Cu) (net 0))
(via (at 157.62 100) (size 1.8) (drill 1.2) (layers F.Cu B.Cu) (net 0))
(segment (start 160.16 101.27) (end 160.16 100) (width 0.5) (layer B.Cu) (net 0))
(segment (start 148.73 112.7) (end 160.16 101.27) (width 0.5) (layer B.Cu) (net 0))
(segment (start 148.73 114.25) (end 148.73 112.7) (width 0.5) (layer B.Cu) (net 0))
(segment (start 149 100) (end 151 100) (width 0.2) (layer F.Cu) (net 0))
(segment (start 150 99) (end 150 101) (width 0.2) (layer F.Cu) (net 0))
(segment (start 148.906 111) (end 146.19 111) (width 0.5) (layer B.Cu) (net 0))
(segment (start 157.62 102.286) (end 148.906 111) (width 0.5) (layer B.Cu) (net 0))
(segment (start 157.62 100) (end 157.62 102.286) (width 0.5) (layer B.Cu) (net 0))
(segment (start 164.478 100) (end 165.24 100) (width 0.5) (layer B.Cu) (net 0))
(segment (start 153.81 110.668) (end 164.478 100) (width 0.5) (layer B.Cu) (net 0))
(segment (start 153.81 112.345) (end 153.81 110.668) (width 0.5) (layer B.Cu) (net 0))
(segment (start 162.7 100.277) (end 162.7 100) (width 0.5) (layer B.Cu) (net 0))
(segment (start 151.27 111.707) (end 162.7 100.277) (width 0.5) (layer B.Cu) (net 0))
(segment (start 151.27 114.25) (end 151.27 111.707) (width 0.5) (layer B.Cu) (net 0))
)
(kicad_pcb (version 20171130) (host pcbnew 5.1.9)
(general
(thickness 1.6)
(drawings 14)
(tracks 18)
(zones 0)
(modules 1)
(nets 1)
)
(page A4)
(layers
(0 F.Cu signal)
(31 B.Cu signal)
(32 B.Adhes user)
(33 F.Adhes user)
(34 B.Paste user)
(35 F.Paste user)
(36 B.SilkS user)
(37 F.SilkS user)
(38 B.Mask user)
(39 F.Mask user)
(40 Dwgs.User user hide)
(41 Cmts.User user)
(42 Eco1.User user)
(43 Eco2.User user)
(44 Edge.Cuts user)
(45 Margin user)
(46 B.CrtYd user)
(47 F.CrtYd user)
(48 B.Fab user hide)
(49 F.Fab user)
)
(setup
(last_trace_width 0.5)
(user_trace_width 0.5)
(trace_clearance 0.2)
(zone_clearance 0.6)
(zone_45_only yes)
(trace_min 0.2)
(via_size 1.5)
(via_drill 0.8)
(via_min_size 0.4)
(via_min_drill 0.3)
(uvia_size 0.3)
(uvia_drill 0.1)
(uvias_allowed no)
(uvia_min_size 0.2)
(uvia_min_drill 0.1)
(edge_width 0.05)
(segment_width 0.2)
(pcb_text_width 0.3)
(pcb_text_size 1.5 1.5)
(mod_edge_width 0.12)
(mod_text_size 1 1)
(mod_text_width 0.15)
(pad_size 1.7 1.7)
(pad_drill 1)
(pad_to_mask_clearance 0)
(aux_axis_origin 0 0)
(visible_elements FFFFFF7F)
(pcbplotparams
(layerselection 0x01000_ffffffff)
(usegerberextensions false)
(usegerberattributes true)
(usegerberadvancedattributes true)
(creategerberjobfile true)
(excludeedgelayer true)
(linewidth 0.100000)
(plotframeref false)
(viasonmask false)
(mode 1)
(useauxorigin false)
(hpglpennumber 1)
(hpglpenspeed 20)
(hpglpendiameter 15.000000)
(psnegative false)
(psa4output false)
(plotreference true)
(plotvalue true)
(plotinvisibletext false)
(padsonsilk false)
(subtractmaskfromsilk false)
(outputformat 1)
(mirror false)
(drillshape 0)
(scaleselection 1)
(outputdirectory "export/"))
)
(net 0 "")
(net_class Default "This is the default net class."
(clearance 0.2)
(trace_width 0.5)
(via_dia 1.5)
(via_drill 0.8)
(uvia_dia 0.3)
(uvia_drill 0.1)
)
(module pl:PinHeader_1x04_P2.54mm_Vertical_SMD_2 (layer B.Cu) (tedit 60532E78) (tstamp 6053FE96)
(at 150 113.5 270)
(descr "surface-mounted straight pin header, 1x04, 2.54mm pitch, single row, style 2 (pin 1 right)")
(tags "Surface mounted pin header SMD 1x04 2.54mm single row style2 pin1 right")
(path /605390D2)
(attr smd)
(fp_text reference J1 (at 0 6.14 270) (layer B.SilkS)
(effects (font (size 1 1) (thickness 0.15)) (justify mirror))
)